View AT25F512AN-10SH-27_594991.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Features
* Serial Peripheral Interface (SPI) Compatible * Supports SPI Modes 0 (0,0) and 3 (1,1)
- Datasheet Describes 0 Operation
* 33 MHz Clock Rate * Byte Mode and 128-byte Page Mode for Program Operations * Sector Architecture: * * * * * * * * *
- Two Sectors with 32K Bytes Each - 256 Pages per Sector Product Identification Mode Low-voltage Operation - 2.7 (VCC = 2.7 to 3.6V) Sector Write Protection Write Protect (WP) Pin and Write Disable Instructions for both Hardware and Software Data Protection Self-timed Program Cycle (75 s/byte typical) Self-timed Sector Erase Cycle (1 second/sector typical) Single Cycle Reprogramming (Erase and Program) for Status Register High Reliability - Endurance: 10,000 Write Cycles Typical - Data Retention: 20 Years 8-lead JEDEC SOIC and 8-lead SAP Packages
512Kbit High Speed SPI Serial Flash Memory
512K (65,536 x 8)
Description
The AT25F512A provides 524,288 bits of serial reprogrammable Flash memory organized as 65,536 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The AT25F512A is available in a space-saving 8-lead JEDEC SOIC and 8-lead SAP packages. The AT25F512A is enabled through the Chip Select pin (CS) and accessed via a three-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All write cycles are completely self-timed. Block write protection for the entire memory array is enabled by programming the status register. Separate write enable and write disable instructions are provided for additional data protection. Hardware data protection is provided via the Write Protect (WP) pin to protect against inadvertent write attempts to the status register. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence. Table 1. Pin Configuration
Pin Name CS SCK SI SO GND VCC WP HOLD Function Chip Select Serial Data Clock Serial Data Input Serial Data Output Ground Power Supply Write Protect Suspends Serial Input
8-lead SAP VCC HOLD SCK SI 8 7 6 5 1 2 3 4 CS SO WP GND CS SO WP GND 8-lead SOIC 1 2 3 4 8 7 6 5 VCC HOLD SCK SI
AT25F512A
Bottom View
Rev. 3345F-FLASH-11/06
1
Absolute Maximum Ratings*
Operating Temperature........................................-40C to +85C Storage Temperature .........................................-65C to +150C Voltage on Any Pin with Respect to Ground ........................................ -1.0V to +5.0V Maximum Operating Voltage ............................................ 4.2V DC Output Current........................................................ 5.0 mA *NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Figure 1. Block Diagram
65,536 x 8
2
AT25F512A
3345F-FLASH-11/06
AT25F512A
Table 2. Pin Capacitance(1) Applicable over recommended operating range from TA = 25C, f = 20 MHz, VCC = +3.6V (unless otherwise noted)
Symbol COUT CIN Note: Test Conditions Output Capacitance (SO) Input Capacitance (CS, SCK, SI, WP, HOLD) 1. This parameter is characterized and is not 100% tested. Max 8 6 Units pF pF Conditions VOUT = 0V VIN = 0V
Table 3. DC Characteristics(1) Applicable over recommended operating range from: TAI = -40 to +85C, VCC = +2.7 to +3.6V, TAC = 0 to +70C, VCC = +2.7 to +3.6V (unless otherwise noted)
Symbol VCC ICC1 ICC2 ISB IIL IOL VIL(2) VIH(2) VOL VOH Notes: Parameter Supply Voltage Supply Current Supply Current Standby Current Input Leakage Output Leakage Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage 2.7V VCC 3.6V IOL = 0.15 mA IOH = -100 A VCC - 0.2 VCC = 3.6V at 33 MHz, SO = Open Read VCC = 3.6V at 33 MHz, SO = Open Write VCC = 2.7V, CS = VCC; SCK, SI, WP, HOLD = 0V or VCC VIN = 0V or VCC VIN = 0V or VCC, TAI = -40C to 85C -3.0 -3.0 -0.6 VCC x 0.7 Test Condition Min 2.7 10.0 25.0 2.0 Typ Max 3.6 15.0 35.0 10.0 3.0 3.0 VCC x 0.3 VCC + 0.5 0.2 Units V mA mA A A A V V V V
1. Preliminary - subject to change 2. VIL and VIH max are reference only and are not tested.
3
3345F-FLASH-11/06
Table 4. AC Characteristics (Preliminary - Subject to Change) Applicable over recommended operating range from TAI = -40 to +85C, VCC = +2.7 to +3.6V CL = 1 TTL Gate and 30 pF (unless otherwise noted)
Symbol fSCK tRI tFI tWH tWL tCS tCSS tCSH tSU tH tHD tCD tV tHO tLZ tHZ tDIS tEC tSR tBPC Endurance(2) Notes: Parameter SCK Clock Frequency Input Rise Time Input Fall Time SCK High Time SCK Low Time CS High Time CS Setup Time CS Hold Time Data In Setup Time Data In Hold Time Hold Setup Time Hold Time Output Valid Output Hold Time Hold to Output Low Z Hold to Output High Z Output Disable Time Erase Cycle Time per Sector Status Register Write Cycle Time Byte Program Cycle Time(1) 75 10K 0 200 200 100 1.1 60 100 9 9 25 25 10 5 5 15 15 9 Min 0 Typ Max 33 20 20 Units MHz ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns s ms s Write Cycles(3)
1. The programming time for n bytes will be equal to n x tBPC. 2. This parameter is ensured by characterization at 3.0V, 25C only. 3. One write cycle consists of erasing a sector, followed by programming the same sector.
4
AT25F512A
3345F-FLASH-11/06
AT25F512A
Serial Interface Description
MASTER: The device that generates the serial clock. SLAVE: Because the SCK pin is always an input, the AT25F512A always operates as a slave. TRANSMITTER/RECEIVER: The AT25F512A has separate pins designated for data transmission (SO) and reception (SI). MSB: The Most Significant Bit (MSB) is the first bit transmitted and received. SERIAL OP-CODE: After the device is selected with CS going low, the first byte will be received. This byte contains the op-code that defines the operations to be performed. INVALID OP-CODE: If an invalid op-code is received, no data will be shifted into the AT25F512A, and the serial output pin (SO) will remain in a high impedance state until the falling edge of CS is detected again. This will reinitialize the serial communication. CHIP SELECT: The AT25F512A is selected when the CS pin is low. When the device is not selected, data will not be accepted via the SI pin, and the serial output pin (SO) will remain in a high impedance state. HOLD: The HOLD pin is used in conjunction with the CS pin to select the AT25F512A. When the device is selected and a serial sequence is underway, HOLD can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, the HOLD pin must be brought low while the SCK pin is low. To resume serial communication, the HOLD pin is brought high while the SCK pin is low (SCK may still toggle during HOLD). Inputs to the SI pin will be ignored while the SO pin is in the high impedance state. WRITE PROTECT: The AT25F512A has a write lockout feature that can be activated by asserting the WP pin. When the lockout feature is activated, locked-out sectors will be read only. The write protect pin will allow normal read/write operations when held high. When the WP is brought low and WPEN bit is "1", all write operations to the status register are inhibited. WP going low while CS is still low will interrupt a write to the status register. If the internal status register write cycle has already been initiated, WP going low will have no effect on any write operation to the status register. The WP pin function is blocked when the WPEN bit in the status register is "0". This will allow the user to install the AT25F512A in a system with the WP pin tied to ground and still be able to write to the status register. All WP pin functions are enabled when the WPEN bit is set to "1".
5
3345F-FLASH-11/06
Figure 2. SPI Serial Interface
MASTER: MICROCONTROLLER DATA OUT (MOSI) DATA IN (MISO) SERIAL CLOCK (SPI CK) SS0 SS1 SS2 SS3 SLAVE: AT25F512A SI SO SCK CS SI SO SCK CS SI SO SCK CS SI SO SCK CS
6
AT25F512A
3345F-FLASH-11/06
AT25F512A
Functional Description
The AT25F512A is designed to interface directly with the synchronous serial peripheral interface (SPI) of the 6800 type series of microcontrollers. The AT25F512A utilizes an 8-bit instruction register. The list of instructions and their operation codes are contained in Table 5. All instructions, addresses, and data are transferred with the MSB first and start with a high-to-low transition. Write is defined as program and/or erase in this specification. The commands Program, Sector Erase, Chip Erase, and WRSR are write instructions for AT25F512A. Table 5. Instruction Set for the AT25F512A
Instruction Name WREN WRDI RDSR WRSR READ PROGRAM SECTOR ERASE CHIP ERASE RDID Instruction Format 0000 X110 0000 X100 0000 X101 0000 X001 0000 X011 0000 X010 0101 X010 0110 X010 0001 X101 Operation Set Write Enable Latch Reset Write Enable Latch Read Status Register Write Status Register Read Data from Memory Array Program Data into Memory Array Erase One Sector in Memory Array Erase All Sectors in Memory Array Read Manufacturer and Product ID
WRITE ENABLE (WREN): The device will power up in the write disable state when VCC is applied. All write instructions must therefore be preceded by the WREN instruction. WRITE DISABLE (WRDI): To protect the device against inadvertent writes, the WRDI instruction disables all write commands. The WRDI instruction is independent of the status of the WP pin. READ STATUS REGISTER (RDSR): The RDSR instruction provides access to the status register. The Ready/Busy and write enable status of the device can be determined by the RDSR instruction. Similarly, the block write protection bits indicate the extent of protection employed. These bits are set by using the WRSR instruction. During internal write cycles, all other commands will be ignored except the RDSR instruction. Table 6. Status Register Format
Bit 7 WPEN Bit 6 X Bit 5 X Bit 4 X Bit 3 X Bit 2 BP0 Bit 1 WEN Bit 0 RDY
7
3345F-FLASH-11/06
Table 7. Read Status Register Bit Definition
Bit Bit 0 (RDY) Bit 1 (WEN) Bit 2 (BP0) Definition Bit 0 = "0" (RDY) indicates the device is ready. Bit 0 = "1" indicates the write cycle is in progress. Bit 1 = "0" indicates the device is not write enabled. Bit 1 = "1" indicates the device is write enabled. See Table 8.
Bits 3-6 are "0"s when device is not in an internal write cycle. Bit 7 (WPEN) See Table 9.
Bits 0-7 are "1"s during an internal write cycle.
READ PRODUCT ID (RDID): The RDID instruction allows the user to read the manufacturer and product ID of the device. The first byte after the instruction will be the manufacturer code (1FH = ATMEL), followed by the device code, 65H. WRITE STATUS REGISTER (WRSR): The WRSR instruction allows the user to select two levels of protection for the AT25F512A. The AT25F512A is divided into two sectors where all of the memory sectors can be protected (locked out) from write. Any of the locked-out sectors will therefore be read only. The locked-out sectors and the corresponding status register control bits are shown in Table 8. The two bits, BP0 and WPEN, are nonvolatile cells that have the same properties and functions as the regular memory cells (e.g., WREN, tWC, RDSR). Table 8. Block Write Protect Bits
Status Register Bits BP0 0 1 AT25F512A Array Addresses Locked Out None 000000-00FFFF Locked-out Sector(s) None All sectors (1-2)
The WRSR instruction also allows the user to enable or disable the WP pin through the use of the WPEN bit. Hardware write protection is enabled when the WP pin is low and the WPEN bit is "1". Hardware write protection is disabled when either the WP pin is high or the WPEN bit is "0." When the device is hardware write protected, writes to the status register, including the block protect bit and the WPEN bit, and the locked-out sectors in the memory array are disabled. The WRSR instruction is self-timed to automatically erase and program BP0 and WPEN bits. In order to write the status register, the device must first be write enabled via the WREN instruction. Then, the instruction and data for the two bits are entered. During the internal write cycle, all instructions will be ignored except RDSR instructions. The AT25F512A will automatically return to write disable state at the completion of the WRSR cycle.
Note: When the WPEN bit is hardware write protected, it cannot be changed back to "0" as long as the WP pin is held low.
8
AT25F512A
3345F-FLASH-11/06
AT25F512A
Table 9. WPEN Operation
WPEN 0 0 1 1 X X WP X X Low Low High High WEN 0 1 0 1 0 1 ProtectedBlocks Protected Protected Protected Protected Protected Protected UnprotectedBlocks Protected Writeable Protected Writeable Protected Writeable Status Register Protected Writeable Protected Protected Protected Writeable
READ (READ): Reading the AT25F512A via the SO pin requires the following sequence. After the CS line is pulled low to select a device, the Read instruction is transmitted via the SI line followed by the three-byte address to be read (see Table 10 on page 10). Upon completion, any data on the SI line will be ignored. The data (D7-D0) at the specified address is then shifted out onto the SO line. If only one byte is to be read, the CS line should be driven high after the data comes out. The Read instruction can be continued since the byte address is automatically incremented and data will continue to be shifted out. When the highest address is reached, the address counter will roll over to the lowest address, allowing the entire memory to be read in one continuous READ instruction. PROGRAM (PROGRAM): In order to program the AT25F512A, two separate instructions must be executed. First, the CS line is pulled low to select the device, the device must be write enabled via the WREN instruction. Then, the Program instruction can be executed. The Program instruction requires the following sequence. After the CS line is pulled low to select the device, the PROGRAM instruction is transmitted via the SI line followed by the three-byte address and the data (D7-D0) to be programmed (see Table 10 on page 10). Programming will start after the CS pin is brought high. The low-to-high transition of the CS pin must occur during the SCK low time immediately after clocking in the D0 (LSB) data bit (assuming mode 0 operation). During an internal self-timed programming cycle, all commands will be ignored except the RDSR instruction. The Ready/Busy status of the device can be determined by initiating a RDSR instruction. If Bit 0 = "1", the program cycle is still in progress. If Bit 0 = "0", the program cycle has ended. Only the RDSR instruction is enabled during the program cycle. A single PROGRAM instruction programs 1 to 128 consecutive bytes within a page if it is not write protected. The starting byte could be anywhere within the page. When the end of the page is reached, the address will wrap around to the beginning of the same page. If the data to be programmed are less than a full page, the data of all other bytes on the same page will remain unchanged. If more than 128 bytes of data are provided, the address counter will roll over on the same page and the previous data provided will be replaced. The same byte cannot be reprogrammed without erasing the whole sector first. The AT25F512A will automatically return to the write disable state at the completion of the program cycle.
Note: If the device is not write enabled (WREN), the device will ignore the WRITE instruction and will return to the standby state when CS is brought high. A new CS falling edge is required to re-initiate the serial communication.
9
3345F-FLASH-11/06
Table 10. Address Key
Address AN Don't Care Bits AT25F512A A15 - A0 A23 - A16
SECTOR ERASE (SECTOR ERASE): Before a byte can be reprogrammed, the sector containing the byte must be erased. In order to erase the AT25F512A, two separate instructions must be executed. First, the device must be write enabled via the WREN instruction. Then the SECTOR ERASE instruction can be executed. Table 11. Sector Addresses
Sector Address 000000 to 007FFF 008000 to 00FFFF AT25F512A Sector Sector 1 Sector 2
The Sector Erase instruction erases every byte in the selected sector if the device is not locked out. Sector address is automatically determined if any address within the sector is selected. The SECTOR ERASE instruction is internally controlled; it will automatically be timed to completion. During this time, all commands will be ignored except RDSR instruction. The AT25F512A will automatically return to the WRDI state at the completion of the sector erase cycle. CHIP ERASE (CHIP ERASE): As an alternative to the Sector Erase, the Chip Erase instruction will erase every byte in both sectors if the device is not locked out. First, the device must be write enabled via the WREN instruction. Then the Chip Erase instruction can be executed. The Chip Erase instruction is internally controlled; it will automatically be timed to completion. The chip erase cycle time typically is 2 seconds. During the internal erase cycle, all instructions will be ignored except RDSR. The AT25F512A will automatically return to the WRDI state at the completion of the chip erase cycle.
10
AT25F512A
3345F-FLASH-11/06
AT25F512A
Timing Diagrams (for SPI Mode 0 (0, 0))
Figure 3. Synchronous Data Timing
VIH CS VIL t CSS VIH SCK VIL t SU V IH SI VIL tV VOH SO VOL HI-Z t HO t DIS HI-Z VALID IN tH t WH t WL t CSH t CS
Figure 4. WREN Timing
CS
SCK
SI
WREN OP-CODE
SO
HI-Z
Figure 5. WRDI Timing
CS
SCK
SI
WRDI OP-CODE
SO
HI-Z
11
3345F-FLASH-11/06
Figure 6. RDSR Timing
CS
0
SCK
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
SI
INSTRUCTION
DATA OUT
SO
HIGH IMPEDANCE
7
MSB
6
5
4
3
2
1
0
Figure 7. WRSR Timing
cs
0
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
SCK
DATA IN SI INSTRUCTION
7
6
5
4
3
2
1
0
SO
HIGH IMPEDANCE
Figure 8. READ Timing
CS
0 SCK
1
2
3
4
5
6
7
8
9 10 11 28 29 30 31 32 33 34 35 36 37 38 39
3-BYTE ADDRESS SI INSTRUCTION 23 22 21 ... 3 2 1 0
SO
HIGH IMPEDANCE
7
6
5
4
3
2
1
0
12
AT25F512A
3345F-FLASH-11/06
AT25F512A
Figure 9. PROGRAM Timing
CS
1051
1052
1053
1054
0 SCK
1
2
3
4
5
6
7
8
9 10 11 28 29 30 31 32 33 34
1055
1st BYTE DATA-IN 3-BYTE ADDRESS SI INSTRUCTION 23 22 21 3 2 1 0 7 6 5 4 3 2 1 0
128th BYTE DATA-IN
SO
HIGH IMPEDANCE
Figure 10. HOLD Timing
CS
tCD tCD
SCK
tHD
HOLD
tHZ
tHD
SO
tLZ
Figure 11. SECTOR ERASE Timing
CS
0
1
2
3
4
5
6
7
8
9 10
11 28 29 30
31
SCK
INSTRUCTION
3-BYTE ADDRESS 0 1 0 23 22 21 ... 3 2 1 0
SI
0
1
0
1
X
SO
HIGH IMPEDANCE
X = Don't Care bit
13
3345F-FLASH-11/06
Figure 12. CHIP ERASE Timing
cs
0
SCK
1
2
3
4
5
6
7
SI
0
1
1
0
X
0
1
0
SO
HIGH IMPEDANCE
X = Don't Care bit
Figure 13. RDID Timing
CS
01
23
4
5
678
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
SCK
SI
00
0
1X1
0
1
SO
HIGH IMPEDANCE
MANUFACTURER 7 CODE (ATMEL)
6
DATA OUT 54321 DEVICE CODE
0
14
AT25F512A
3345F-FLASH-11/06
AT25F512A
Ordering Information
Ordering Code AT25F512AN-10SH-2.7 AT25F512AY4-10YH-2.7 Package 8S1 8Y4 Operation Range Lead-free/Halogen-free/NiPdAu Lead Finish Industrial Temperature (-40 to 85C)
Package Type 8S1 8Y4 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC) 8-lead, 6.00 mm x 4.90 mm Body, Dual Footprint, Non-leaded, Small Array Package (SAP) Options -2.7 Low-voltage (2.7 to 3.6V)
15
3345F-FLASH-11/06
Packaging Information
8S1 - SOIC
C
1
E
E1
N
L
Top View End View
e B A
SYMBOL COMMON DIMENSIONS (Unit of Measure = mm) MIN 1.35 0.10 0.31 0.17 4.80 3.81 5.79 NOM - - - - - - - 1.27 BSC 0.40 0 - - 1.27 8 MAX 1.75 0.25 0.51 0.25 5.00 3.99 6.20 NOTE
A1
A A1 b C
D
D E1 E
Side View
e L
Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc.
10/7/03 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TITLE 8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC) DRAWING NO. 8S1 REV. B
R
16
AT25F512A
3345F-FLASH-11/06
AT25F512A
8Y4 - SAP
PIN 1 INDEX AREA
A
PIN 1 ID
D E1
D1
L
E A
A1
b
e e1
COMMON DIMENSIONS (Unit of Measure = mm)
SYMBOL
MIN - 0.00 5.80 4.70 2.85 2.85 0.35
NOM - - 6.00 4.90 3.00 3.00 0.40 1.27 TYP 3.81 REF
MAX 0.90 0.05 6.20 5.10 3.15 3.15 0.45
NOTE
A A1 D E D1 E1 b e e1 L
0.50
0.60
0.70
5/24/04 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TITLE 8Y4, 8-lead (6.00 x 4.90 mm Body) SOIC Array Package (SAP) Y4 DRAWING NO. 8Y4 REV. A
R
17
3345F-FLASH-11/06
Revision History
Document No. 3345F Comments Removed preliminary status"
18
AT25F512A
3345F-FLASH-11/06
Atmel Corporation
2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600
Atmel Operations
Memory
2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314
RF/Automotive
Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759
Regional Headquarters
Europe
Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500
Microcontrollers
2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60
Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom
Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80
Asia
Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369
ASIC/ASSP/Smart Cards
Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743
Japan
9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581
Literature Requests
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
(c)2006 Atmel Corporation. All rights reserved. Atmel(R), logo and combinations thereof, Everywhere You Are (R) and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.
Printed on recycled paper.
3345F-FLASH-11/06

▲Up To Search▲

Price & Availability of AT25F512AN-10SH-27

	To Download AT25F512AN-10SH-27 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .